Introduction
Interdigitated back-contact (IBC) cells based on the silicon heterojunction (SHJ) architecture have proven to deliver outstanding efficiencies. [1] [2] [3] No contact grid is required on the cell's front side, which maximises the light absorption and therefore grants very high current densities, while good passivation and selective contacts, inherent to the heterojunction technology, allow for very high open-circuit voltages (VOC). 4) As in conventional back-contact cells, patterning the rear side with a suitable contact geometry poses a major challenge also in IBC-SHJs. 5, 6) Taking into account the relatively high contact resistivities of heterojunction solar cells, the inherent marked reduction in contact area further complicates achieving a low series resistance and thus a high fill factor (FF). To guarantee a low series resistance, high-efficiency standard heterojunction cells feature a transparent conductive oxide layer between the amorphous silicon layers and the metallisation on both the front and rear side. Regarding the former, the transparent conductive oxide (TCO) layer must provide a decent lateral conductivity and transparency, and also form an efficient contact with the corresponding amorphous silicon. On the rear side, the TCO layer should enhance mostly the external quantum efficiency (EQE) in the infrared part of the optical spectrum, by suppressing plasmonic absorption effects that occur when the metal is in direct contact with silicon. 7) Owing to the reduction in contact area, having contacts with particularly low contact resistivities becomes increasingly more important when a back-contact architecture is considered; although the contact resistivity between the commonly used indium tin oxide (ITO) layer and an amorphous silicon emitter or back surface field (BSF) layer is sufficiently low when a standard architecture with full-area contacts is used, it is usually too high to ensure a low series resistance and a high FF in back-contact silicon heterojunction cells. 8, 9) Recently, alternative materials such as metal oxides have been evaluated as possible TCO materials forming less resistive contacts, especially on p-doped amorphous silicon, owing to an improved band alignment. [10] [11] [12] However, it is also possible to fully omit any TCO material by simply using a direct aluminium contact.
13)
In a previous publication, we compared back-contact silicon heterojunction solar cells featuring the popular ITO/Ag contact stack with those using an aluminium contact.
14)
Depending on the annealing time and temperature, especially with regard to the Al device, we concluded that the direct Al contact results in a much lower series resistance and therefore a much higher FF at the expense of a significantly reduced VOC. In our particular case, the Al device outperformed the ITO/Ag one slightly (20.7% vs 20.2%). Note that in other studies, especially those presenting back-contact SHJ solar cells with efficiencies above 25%, [1] [2] [3] a TCO is most likely used; however, until now, the exact contact stack in these record devices is unknown.
In this study, we present an update on the previous Al device, which now features an improved front side, leading to higher VOC and short-circuit current density (JSC) values. In addition, we further elaborate the interaction between the aluminium and amorphous silicon layers.
Experimental methods
Interdigitated back-contact solar cells were built on ~270-µm-thick float-zone crystalline silicon wafers (n-doped, 1 -5 Ωcm). The textured front side (alkaline random pyramids)
was coated with a double-layer SiNx stack (10 nm with a refractive index of 2.4, followed by 90 nm with a refractive index of 1.96; these nominal thicknesses refer to a deposition on a planar surface), serving both as a front -side passivation layer as well as an antireflective coating. Intrinsic and doped hydrogenated intrinsic amorphous silicon (a-Si:H) layers (5 and 20 nm thick, respectively) were deposited on the rear side by plasma-enhanced chemical vapour deposition (PECVD; RF of 13.56 MHz for the intrinsic layers, deposited at 170°C; 60 MHz for the doped ones, deposited at 135°C; B2H6 and PH3 were used as precursor gases). A full RCA cleaning was performed before each deposition. First, a stack of intrinsic and p-doped a-Si:H was deposited and structured by photolithography and wet chemistry, followed by the deposition of a stack of intrinsic and n-doped a-Si:H and its patterning. The latter was achieved by etching the i/n-a-Si:H stack with an alkaline solution, which etches intrinsic and n-doped a-Si:H at much higher rates than p-doped a-Si:H. Thus, the already structured p-type a-Si:H layer serves as an etch stop layer and remains practically unharmed during the structuring of the BSF layer. As contact materials, either aluminium or a stack of ITO and silver was chosen. The aluminium was thermally evaporated, while the ITO, as well as the initial 400 nm of silver layer, was sputtered. An additional 1.5 µm silver layer was then thermally evaporated. Both metallisation variants were also structured by photolithography and wet chemistry.
Surface analysis was performed by near-UV photoelectron spectroscopy in the constant final state yield (CFSYS) mode (hv = 3,…,7 eV), using a xenon arc lamp with a double-grating monochromator for excitation and a conventional photoelectron energy analyser (Specs EA-10P) for detection.
15,16)
Synopsys Sentaurus was used to perform numerical simulations 17) . To account for lateral Table I The FF of the Al devices is strongly affected by annealing. Heating the devices to temperatures of at least 150°C for 10 to 30 min will steadily increase FF. As the overall series resistance is calculated by comparing the light and the dark J-V curves, it decreases accordingly with FF. Note that the hotplate used to anneal batch 1 devices featured a heat reflecting lid, in contrast to that used for batch 2 devices -it is therefore assumed that despite using the same temperature setpoint TSET = 150°C, the hotplate with a lid (HP1) introduces a higher thermal energy to the device than that without a lid (HP2). In the following, mostly results of batch 2 devices will be discussed, meaning that all mentioned temperatures refer to
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HP2 (if not stated otherwise).
With longer annealing times at sufficiently high temperatures, VOC eventually decreases.
If HP1 is used, a total of 15 min at a set temperature of 150°C leads to a marked decrease in VOC for batch 1 devices. A similar effect can be observed with the batch 2 devices, annealed on HP2 at a set temperature of 170°C. At lower temperatures, batch 2 devices could be annealed for an extended period of time without losing any VOC. In contrast, a slight increase of 3 mV was observed.
As already pointed out in our previous report, 14) the simultaneous increase in FF and decrease in VOC result in a trade-off situation and an initially unknown optimal annealing time in order to achieve the maximum efficiency. The best cell in batch 1 reached its maximum efficiency with a rather low final VOC of 649 mV, but with a high FF of 78.7%.
Although the best cell in batch 2 also achieved a FF of 78%, its maximum efficiency was already achieved with a FF of 75%, owing to a much higher and more stable VOC. The implied fill factors (iFFs) determined by minority carrier lifetime measurements are reasonably in both cells: 19) 81.5% for the batch 1 wafer, and 83.2% for the batch 2 wafer. By comparing these values to the corresponding pseudo fill factors (pFF), determined by Suns-VOC measurements, it is possible to distinguish between ohmic and non-ohmic losses 20) . In the case of batch 1, pFF was measured after annealing that strongly impacted the passivation quality and thus VOC, especially in the high injection range. The measured pFF (83.2%) is therefore higher than the aforementioned iFF (81.5%) making it impossible to determine the initial loss contributions by a simple comparison. In the case of batch 2, pFF was determined after reaching the maximum efficiency (for an identical cell on the same wafer as that described in Table I ). The resulting value of 82.2% is very close to the obtained iFF, suggesting that only 1%abs of the FF losses are non-ohmic and 7.1 %abs ohmic. The total FF loss (iFF -FF) for batch 1 after the initial annealing step amount to 8.6%abs.
Assuming a similar level of non-ohmic losses for batch 2 cells, ohmic losses for batch 1 cells are in line with those of batch 2 cells. Annealing is therefore expected to decrease mainly ohmic losses, as also indicated by total series resistance measurements (see Table I ). The current data further suggests that the annealing temperature required to trigger a significant improvement in FF is lower than that required to trigger the rapid deterioration the VOC in both batches 1 and 2. The cause for this behaviour can be determined by understanding the mechanism of interaction of aluminium and amorphous silicon, which will be discussed in the next section.
The interaction of aluminium and amorphous silicon layers after annealing at different temperatures has been studied thoroughly by many researchers. Ishihara et al. proposed a detailed model, including a metastable Al silicide layer at the interface at lower temperatures and a gradual crystallisation with increasing temperature. 25) The effects described in the above-mentioned publications were also used in devices.
Schaper et al. developed a contact type using the spatial exchange of aluminium and amorphous silicon at higher temperatures to form localised Al contacts through an intrinsic amorphous silicon passivation layer. Counts
where Countsi(E) are the experimental energy-resolved photoelectron counts of the reference spectra, CcSi and CaSi are the fit parameters, i.e., the scaling constants of the two spectra, and EcSi and EaSi are the shifts of those spectra along the energy axis, respectively. In previous publications, we have used the same approach for fitting samples consisting of a c-Si bulk with thin, homogeneous aSi:H overlayers. We calculate the a-Si:H/c-Si valence band offset from EV = EaSi + EcSi -(EF-EV)aSi -(EF-EV)cSi to 0.45 eV, which is in accordance with previous findings for the aSi:H/c-Si heterointerface. 29) Taking into account the scanning electron microscope (SEM) images (Fig. 4) , we surmise that the measured spectrum results from an a-Si:H film with a thickness above the information depth, i.e., Surface charging is unlikely, since the surface consists of a sufficiently conductive layer.
Thus, a significant band bending and/or surface dipole difference must exist between the contact area, i.e., the aSi:H(p)/vacuum interface, and the exposed c-Si regions. From the onset of the CFS signal, this energy difference is estimated to be ~500-600 mV, i.e., the order of magnitude of the built-in potential at the aSi:H(p)/c-Si(n) interface.
Thus, the main physical phenomena we expect affect the performance of our IBC SHJ solar cells with Al electrodes are the formation of an Al silicide layer, partial crystallisation, and the formation of Al defects in the a-Si:H material. According to the results of CFSYS analysis, prolonged annealing at temperatures below 200°C already severely damages the integrity of the a-Si:H layers. From the pits seen on the SEM image of the annealed surface (Fig. 4) , we approximate the area being heavily affected by the Al interaction to a maximum of 20%. On the basis of this approximation, we conduct a numerical simulation of our IBC-SHJ device by introducing a modified region into the a-Si:H contact layers with increased charge carrier mobility and defect density accounting for both the partial crystallisation and the introduction of Al defects (see Fig. 5 ). The minority charge carrier mobility was increased by a factor of 10 (from 5 to 50 cm ITO/Ag EQE b1 ITO/Ag IQE b1 Al EQE b1 Al IQE b1 Al FS EQE b2 Al FS IQE b2 R b1 R b2 
